IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Satoshi SUGAHARA et al.

Application No.: 10/550,652

Filed: September 23, 2005 Docket No.: 125426

RECONFIGURABLE LOGIC CIRCUIT USING A TRANSISTOR HAVING SPIN-For:

DEPENDENT TRANSFER CHARACTERISTICS

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 CFR §1.56, the attention of the Patent and Trademark Office is hereby directed to the references listed on the attached PTO-1449. Unless otherwise indicated herein, one copy of each reference is attached. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the references be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

- X This Information Disclosure Statement is being filed (a) within three months of the U.S. filing date of this non-CPA application, OR (b) before the mailing date of a first Office Action on the merits in the present application. No certification or fee is required.
- Relevance of references 10-15 is discussed in the present specification. M 2.
- \boxtimes 3. References 1-5 and 7-9 were cited in the International Search Report. An English language version of the International Search Report is attached for the Examiner's information.
- X 4. English language Abstracts of references 1-5, 7-9, 12 and 15 are attached hereto.
- \boxtimes 5. Computer-generated English language translations of the following Japanese references have been obtained from the website of the Japanese Patent Office ([http://www.jpo.go.jp]), and are attached, but have not been reviewed for accuracy. See References 1-5 & 7.

冈 6. Reference 6 corresponds to Reference 5.

James A. Oliff

Registration No. 27,075

Respectfully submitted,

Jésse O. Collier

Registration No. 53,839

JAO:JOC/nxy

Date: October 21, 2005

OLIFF & BERRIDGE, PLC P.O. Box 19928

Alexandria, Virginia 22320
Telephone: (703) 838 5406 ES CONSIDERED EXCEPT

DEPOSIT ACCOUNT USE **AUTHORIZATION**

Please grant any extension necessary for entry;

Charge any fee due to our WHERECLINED THROUGH. /E.L./

						Sheet	1	of 1	
Form PTO-1449 US Dept. of Commerce (REV. 8-83) PATENT & TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT				ATTY DOCKET NO. 125426			APPLICATION NO. 10/550,652		
(Use several sheets if necessary)				APPLICANTS Satoshi SUGAHARA et al.					
				FILING D	DATE er 23, 2005	GROUP			
		U.S.	PATE	ENT DOCU	MENTS				
EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME			SUB CLASS	
					<u>. </u>				
		FORFIC	IN PA	TENT DO	CUMENTS				
		DOCUMENT NUMBER	DATE		COUNTRY		CLASS	SUB CLASS	
	1.	JP-A-2003-092412 w/ abst. & trans.	03/28/2003		JAPAN				
	2.	JP-A-2003-008105 w/ abst. & trans.	01/10/2003		JAPAN				
	3.	JP-A-11-340542 w/ abst. & trans.	12/1	0/1999	JAPAN				
	4.	JP-A-2000-349619 w/ abst. & trans.	12/1	5/2000	JAPAN				
	5.	JP-A-06-250994 w/ abst. & trans.	09/0)9/1994	JAPAN				
	6.	EP 0 685 808 A1	12/06/1995		EUROPEAN PATENT OFFICE				
~~~	7.	JP-A-05-343984 w/ abst. & trans.	12/2	24/1983	JAPAN				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.) 9. S. SUGAHARA et al.; "A Spin MOSFET and its Applications"; The Magnetics Society of Japan; Vol. 134; January 2004; pp. 93-100. (w/ abstract) Stephen TRIMBERGER; "A Reprogrammable Gate Array and Applications"; Proceedings of the IEEE; Vol. 81, No. 7; 10. July 1993; pp. 1030-1041. Scott HAUCK; "The Roles of FPGA's in Reprogrammable Systems"; Proceedings of the IEEE; Vol. 86, No. 4; April 1998; 11. pp. 615-638. 12. Toshinori SUEYOSHI; "Programmable Logic Devices - from the Past to the Furture"; Technical Report of IEICE; Vol. 101, No. 632; 2002; pp. 17-24 (w/ abstract) 13. Tadashi SHIBATA et al.; "A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations"; IEEE Transactions on Electron Devices; Vol. 39, No. 6, June 1992; pp. 1444-1455. **EXAMINER** DATE CONSIDERED

10/18/1986

**JAPAN** 

8.

Examiner:

JP-A-61-234623 w/ abst.

/Eugene Lee/

conformance and not considered. Include copy of this form with next communication to applicant.

Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in

10/13/2008

					Sneet						
Form PTO-1449 (REV. 8-83)	-	US Dept. of Commerce PATENT & TRADEMARK OFFICE	ATTY D	OCKET NO.		APPLICATION NO. 10/550,652					
INFOR	RMATI	ON DISCLOSURE STATEMENT									
	(Use s	several sheets if necessary)	APPLICANTS Satoshi SUGAHARA et al.								
			FILING I	DATE er 23, 2005	GRO	GROUP					
		U.S. PAT	ENT DOCU	MENTS		·	• •				
EXAMINER INITIAL		DOCUMENT NUMBER	DATE NAM		E	CLASS	SUB CLASS				
	_										
		FOREIGN P	ATENT DO	CUMENTS	<del></del>						
		DOCUMENT NUMBER	DATE	COUNT	RY	CLASS	SUB CLASS				
	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)										
	14.	Tadashi SHIBATA et al.; "Neuron MOS Binary-Logic Integrated Circuits- Part I: Design Fundamentals and Soft-Hardware-Logic Circuit Implementation; <i>IEEE Transactions on Electron Devices</i> ; Vol. 40, No. 3, March 1993; pp. 57									
		576.	IVIAICII 1993	, рр. 370-							
	15.	Hiroshi SAWADA et al; "Consideration fo	r a Reconfig	urable Logic Device usin	g Neuron MOS Tra	ensistors": T	echnical				
		·	rt of IEICE; Vol. 99, No. 481; November 1999; pp. 41-48. (w/ abstract)								
				· · · · · · · · · · · · · · · · · · ·							
					<del>-</del>						
						-					
,											
					- · · · · · · · · · · · · · · · · · · ·	· ·					
EXAMINER	EXAMINER /Eugene Lee/						10/13/2008				
		citation considered, whether or not citation and not considered. Include copy of this				rough citati	on if not in				
			77 8 8 8 8	comment to a							